An adaptive offset cancellation mixer for direct conversion receivers in 2.4 GHz CMOS
نویسندگان
چکیده
In this paper we present a new circuit design for a 2.4GHz CMOS direct conversion mixer incorporating adaptive offset cancellation. The basic circuit structure is that of a Gilbert cell mixer. Offsets are cancelled by dynamically varying the bias on the loads, which are designed to provide constant impedance independent of the load cancellation current. The bias control is regulated via an adaptive dual-loop (gear-shifting) algorithm. Performance is good when canceling offsets of any realistic magnitude. The mixer has a gain of 6.4dB, IIP3 of 17dBm and noise figure of 17dB.
منابع مشابه
130 nm CMOS Mixer and VCO for 2.4 GHz Low-power Wireless Personal Area Networks
This paper describes a 2.4 GHz passive switch mixer and a 5/2.5 GHz voltage-controlled negative Gm oscillator (VCO) with an inversion-mode MOS varactor. Both circuits are implemented using a 1P8M 0.13 μm process. The switch mixer has an input referred 1 dB compression point of −3.89 dBm and a conversion gain of −0.96 dB when the local oscillator power is +2.5 dBm. The VCO consumes only 1.75 mW,...
متن کاملA 900MHz CMOS Balanced Harmonic Mixer for Direct Conversion Receivers
A 900MHz balanced harmonic mixer for direct conversion receivers is fabricated in a 0.35 μm standard digital CMOS process. The self-mixing-induced DC offset is about 44dB lower than that of the conventional mixer. The inputreferred offset is reduced to the noise level. Specific techniques on flicker noise reduction are also discussed. At 3V power supply and -15.4dBm LO power, it achieves 13 dB ...
متن کاملA Flicker-Noise-Free DC-Offset-Free Harmonic Mixer in a CMOS Process
A harmonic mixer for direct-conversion receivers is proposed and fabricated in a CMOS process. It is immune from both the flicker noise and self-mixing induced DC offset. Using the lateral bipolar transistor and the harmonic mixing technique, it achieves +15dB gain, 17.8dB NF at 10kHz frequency, 8.2dBm IIP3, +44dBm IIP2 and more than 30dB DC offset suppression. It consumes 2.2mW power at 3V.
متن کاملWCDMA Direct Conversion Front End in 0.13um digital CMOS
This project presents a direct-conversion 3G front end in 0.13um digital CMOS for use with the 2.1 GHz WCDMA frequency band. These receivers, widely used in 3G mobile telephony, require low power consumption and cost effective integration with other systems while maintaining high linearity and sensitivity. This project includes the design of a differential LNA, a double-balanced mixer and an on...
متن کامل0.18 Μm Cmos Sub-harmonic Mixer for 2.4 Ghz Ieee802.15.4 Transceiver
This paper describes sub-harmonic mixer designed in 0.18 μm CMOS process and intended for use in low-power IEEE 802.15.4-compliant 2.4 GHz transceiver. Device addresses the following issues of the direct conversion architecture: flicker-noise, LO leakage and oscillator pulling.
متن کامل